Keysight (Agilent) N4903A

Hi-Perf Serial BERT,150 MB/s to 12.5 Gb/s, w/ complete jitter tolerance testing
Contact us for pricing and availability.
J-BERT N4903B High-performance Serial BERT The only complete jitter tolerance test – now for next generation of forwarded and embedded clock designs such as QPI, HyperTransport, PCIe, DisplayPort, SATA, USB, FB-DIMM, Fibre Channel, 10GbE.

The Agilent J-BERT N4903A High-Performance Serial BERT provides the only complete jitter tolerance test solution for characterization of serial gigabit devices.

The J-BERT offers complete, integrated and calibrated jitter composition for stressed eye testing of receivers up to 12.5 Gb/s.

Automated and compliant jitter tolerance testing allows quick and accurate characterization for all popular serial bus standards, such as PCIeTM, SATA, FB-DIMM, Fibre Channel, CEI, Gigabit Ethernet and XFP/XFI.

The J-BERT matches to latest serial bus interfaces perfectly with its ability to analyze undeterministic traffic, generate complex pattern sequences, subrate clock outputs. Clockless and differential interfaces can be tested.

The J-BERT is an expandable, future-proof BERT platform where all options can be configured to the current test needs and upgraded later when those needs change.

It is the ideal choice for R&D and validation teams who characterize and stress chips and transceiver modules with serial I/O ports up to 12.5 Gb/s.

  • 150 Mb/s to 7 Gb/s or to 12.5 Gb/s pattern generator and error detector
  • >0.5 UI calibrated and integrated jitter injection.
  • Excellent signal performance and sensitivity
  • Built-in clock data recovery with tunable and compliant loop bandwidth
  • Operating range 150 Mb/s to 7 Gb/s or to 12.5 Gb/s provides enough margin for today’s and tomorrows serial interfaces
  • >0.5 UI jitter injection. Calibrated and integrated jitter injection (opt. J10, J20). All in one box: PJ, SJ, RJ, BUJ, ISI and sinusoidal interference for stressed eye test of a receiver
  • Cleanest eyes with transition times <20 ps and <9 ps pp jitter for accurate measurements
  • Pattern generator options for 7Gb/s and 12.5Gb/s
  • Best match for serial interfaces: Built-in CDR, differential I/Os
  • Clock data recovery (CDR) operates at 1Gb/s to 12.5 Gb/s and tunable loop bandwidth (option CTR) for compliant measurements
  • Subrate clocks with any ratio 1:n
  • Bit recovery mode (opt. A01) to analyze undeterministic traffic
  • Pattern sequencer and capture to simplify handling of complex data patterns
  • External Delay Control Input for injection of any external jitter
  • Automated jitter tolerance characterization and compliance tests
  • SSC - Spread Spectrum Clocking (opt. J11)
  • Jitter tolerance compliance (opt. J12) testing : PCIeTM, SATA, Fibre Channel, FB-DIMM, CEI, 10 GbE, XFP/XFI
  • Fast Total Jitter measurement
  • All options upgradeable
List of Options
A01 Bit Recovery Mode
C07 150 Mb/s-7 Gb/s Pattern Generator and Error Detector. Includes built-in CDR.
C13 150 Mb/s-12.5 Gb/s Pattern Generator and Error Detector. Includes built-in CDR.
CTR tunable and standard-compliant Clock-Data-Recovery
G07 150 Mb/s - 7 Gb/s Pattern Generator incl. Jitter Injection (Opt. J10)
G13 150 Mb/s - 12.5 Gb/s Pattern Generator incl. Jitter Injection (Opt. J10)
INTUTR internal upgrade with tunable and standard-compliant Clock-Data-Recovery
J10 Built-in and calibrated Jitter Injection: PJ,SJ,RJ,BUJ
J11 SSC (Spread Spectrum Clocking)
J12 Automated Jitter Compliance Suite
J20 Interference Channel (ISI and Sinusoidal Interference)
KCTR Kit - shipping for Opt. INTUTR
RMKT Agilent Refurbished Product (Do Not Use - Certiprime Option)
STD Standard Generator
Specifications & Attributes (BERT/Jitter Test)
Form Factor

Request a Quote